Two technicians are discussing the interface between system memory and the motherboard. Technician A says data errors caused by speed mismatches are handled by making the memory run a parity check for every bit accessed. Technician B says those speed mismatch errors are avoided by building time delays into the motherboard to allow the system to catch up to the memory. Which technician is correct?
